A layout representation of where the major functional blocks of an integrated circuit will be physically placed.
A diagram, usually to scale, showing the layout of a building.
A graph in which the edges are not ordered, so the edge (a, b) is identical to the edge (b, a).